ABSTRACT
Introduction
Silicon microcircuits with piezotransistors placed on the cantilevers enable precise measurements of mechanical parameters -deflection in the nm range and force in the nN range. This feature opens several new application possibilities and widens existing ones in the areas of mechanical and biochemical sensing of the MEMS-type devices. Sensors with the individual MOS transistors, individual inverters, cascades of inverters and ring oscillators located on the elastic silicon cantilevers reveal higher sensitivity and better resolution than standard piezoresistor bease devices. These devices may be applied in AFM, SNOM systems and also in biochemical analytical units with mass increment detection -increment which is caused by the molecules adsorption in the chemically active layers over the cantilever surface.
At present, the standard method of the force and deflection detection and measurement is based on the piezorestance or piezoelecticity. Favorable piezoresistors arrangement is the Wheatstone bridge with four active piezoresistors, [1] [2] [3] . Static and dynamic changes of the stress field (magnitude and direction of vector), which are related to the external mechanical influence (force, deflection), change resistivity of each individual piezoresistor. These changes depend on the stress tensor components, crystal lattice orientation and electrical current direction (piezoresistor orientation), type of electrical conductivity, doping level and temperature. In the most typical piezoresistors arrangement, one pair of the opposite piezoresistors in the bridge are stretched along the current flow, and the other pair is stretched across the current flow (in every case the current flow is parallel to the [110] silicon crystal direction). Standard devices with piezoresistors located on cantilevers few-μm-thick have sensitivity close to the 100 V/nm. Application of the CMOS transistors, inverters, cascades of inverters instead of piezoresistor bridges may improve sensitivity about two orders of magnitude. Ring oscillator placed on the thin cantilever converts mechanical deflection/force into the resonant frequency shift. This format of the output signal may be advantageous over the analog voltage/ current output signals from piezoresistive devices.
Theory

Mechanical Considerations
Let's consider mechanical behavior of the cantilever with one end fixed to the rigid frame. The other end of the cantilever is free and susceptible to the mechanical deformation induced by the mechanical force. The very first theoretical model of such a cantilever bending was given by Euler and Bernoulli in the mid eighteen century, [4] . Cantilever bending stress is:
where M is the moment at the neutral axis, z is the distance to the neutral axis, I is the area moment of inertia. For the rectangular cross section W  T of the cantilever:
and simplified formula of the bending stress is:
When the mechanical force F acts perpendicularly to the cantilever surface (x, y) and is concentrated at the cantilever tip, the bending moment in distance y from the cantilever fixing is given by:
Cantilever deformation is:
where E is the elastic modulus.
The result of Equation (5) integration is:
Maximum cantilever deformation at the free end is:
Mechanical stress distribution over the cantilever surface should be known for piezoresistance phenomenon analysis. Generally, when the cantilever is bent to the down, the maximum tensile stress is present on the upper surface and the maximum compressive stress is on the opposite side of the cantilever. There is the neutral plane in the middle of the cantilever thickness with no stress.
Piezoresistance Considerations
Bir and Pikus model of piezoresistance may be directly applied to describe piezoresistors and MOS transistor performance under mechanical stress, [5] [6] [7] [8] . There are few general assumptions of the model, which one has to understand and keep in mind considering piezoresistance model -presence of the crystal walls, non-perfection of the crystal lattice, presence of external electric fields, and some other.
MOS transistor channel may be considered as a planar piezoresistor, which extends between the transistor source and drain electrodes, under the gate dielectric layer, [9] [10] [11] [12] . Drain-to-source current generally depends on the gate and drain voltages, donor/acceptor atoms concentration in the silicon lattice and the transistor geometry. Model of piezoresistance in the transistor has to consider presence of the: Si-SiO 2 interface, p-n junctions, nonsilicon atoms and defects reducing (carriers' lifetime reduction), electrical field induced by the transistor gate electrode, which is perpendicular to the current flow.
Location of the CMOS inverters or ring oscillator on the upper surface of the silicon cantilever, instead of the standard piezoresistors bridge, enables significant increase of the device sensitivity. This concept is also advantageous because on the better technological compatibility with the standard silicon CMOS technology. This feature enables monolithic integration of the microprobes and electronic circuitries for the signal acquire and processing.
Generally in the Bir and Pikus model, deformation of the crystal lattice under the mechanical stress is responsible for the shifts and deformations of the conduction and valence energy bands. For the p-type silicon the most important changes take place in the valence energy band. The maximum energy point is located in the central  node of the Brillouin zone. Under the lattice deformation valence bands of the heavy and light holes change shapes and split one from the other. For the n-type silicon one should consider changes of the conduction band. There are six identical energetic minima of the conduction band, which are located in the six X nodes of the Brillouin zone. Each of the energy minimum of the conduction band has anisotropy of the electrons mobility. With no stress and no lattice deformation all six minima are equally and symmetrically filled by the same number of electrons. This compensates anisotropy of the electrons mobility. When the crystal lattice is deformated, the conduction band minima change their energies, depending to the stress modulus and crystal orientation. Some of the minima move down, and some of them move up. Electrons, which generally tend to minimize their energy, are redistributed in the conduction band. The lowest energy minima become more filled with the electrons, than the minima of the higher energy. Anisotropy associated with energy minima more filled by the electrons becomes dominant over anisotropy associated with less filled minima. New redistribution of carriers in the conduction band additionally influences scattering mechanisms and life time of carriers.
The highest sensitivity of mechanical stress may be obtained with location of electronic elements (piezoresistors, or transistors) on the (100) surface of the silicon crystal, where vectors of electrical current and mechaniccal stress are parallel to the (110) crystal direction. In such a configuration, coefficients of piezoresistance have maximum values, Table 1 . Positive sign of the piezoresistance coefficient means, that the electrical resistance increase with the stress absolute value. If the stress vector is parallel to the electrical current direction, the resistance changes are governed by the longitudinal coefficient of piezoresistance, π  , if perpendicular -transverse coefficient of piezoresistance, π  .
Microprobe Design
Piezoresistors are the standard solution applied in numerous microsensors used for measurement and detection of mechanical parameters, like deformation, force, pressure and acceleration. To improve detection sensitivity and resolution one may use more complex CMOS circuits instead of piezoresistors -for instance MOS transistors, inverters consisting of the CMOS, [11] , inverter cascades, or the ring oscillator consisting of several inverters, [12] . The ring oscillator is particularly preferable solution because on type of the output signalchanges of the resonant frequency are more advantageous in some applications than measurements of the small analog current/voltage signals. Oscillator frequency with single ppm resolution may be easily obtained, which means detection possibility in the nanometer deflection range. Silicon cantilevers with the CMOS ring oscillators were fabricated with use of the CMOS technology integrated with several MEMS techniques.
Microprobe designs with the different CMOS circuitries consists of 10 mask photolithography levels for the CMOS technology and 4 mask photolithography levels for the MEMS phase of the cantilever fabrication, Figure  1 . Six different electro-mechanical devices of nanosensitive microprobes were designed in the MCM system (multi-chip-modules). There are:  3 microprobes with cantilevers of different W/L proportions, with two separate systems of inverters on each cantilever,  1 microprobe with the ring oscillator on the cantilever,  1 test chip with the bridge consisting of 4 resistors, Table 1 . Coefficients of piezoresistance in silicon.  1 chip with the seismic mass and two wide hinges and two MOS capacitors on them. Each of the silicon chips was overhanged on the rigid rectangular frame with the system of thin, elastic cantilevers, symmetrically placed along the opposite, longer sides of the frame. This system of hinges keeps the silicon wafer integrity during the final stages of technological sequence. Such a solution is very handful for the individual microprobe chips gaining (hinges manual breaking).
Cantilevers were designed in the following dimensional groups: W/L = 140 μm/340 μm, 135 μm/340 μm and 87 μm/270 μm. Transistors were located on the upper surface, close to the edge between the cantilever and rigid substrate. Each inverter has individual electrical outputs/inputs with bonding pads located on the thick substrate. For instance, chip no. The CMOS ring oscillator was designed on another microprobe chip, Figure 2 . There are four inverters and one NAND gate in the ring. Only four transistors from these inverters (p-type, l = 6 m, w = 10 m), with the contact windows and metal/polysilicon interconnections, could be placed on the mechanically active area of the cantilever. Next NAND gate is located at the ring output, and the third one at the ring input -to start and stop oscillations. On the mechanically passive area there are another six inverters connected in chain. These inverters consist both n-type and p-type transistors with identical channel lenghths l = 3 m and channel widths starting from w = 16.5 m up to 4000 m (to increase step-by-step current efficiency).
Microprobes with the CMOS Inverters
CMOS inverters were placed on the silicon cantilever 140 μm-wide, 340 μm-long and 3 μm-thick, Figure  1 . Two of them (P L and N L ) have channels situated along the stress vector (I DS ||  L ), the third transistor (P T ) has channel perpendicular to the stress vector (I DS   L ), and the third transistor (N) is located at the mechanically passive area, Figure 3(a) . Such a transistors arrangement is the most advantageous in respect to maximize piezoresistance coefficients, [5] [6] [7] [8] . Electrical connections of the transistors are shown on Figure 3(b) . With the inverter voltages in the switching range, positive value of transistor P L piezoresistance coefficient and negative value of the transistor N L piezoresistance coefficient cause reduction of the inverter output voltage with stress (Figure 4) . Negative value of the transistor P T piezoresistance coefficient, as well as the N transistor placement on the thick, unstressed silicon substrate causes opposite effect -increase of the inverter output voltage with stress. Designer decision to locate N transistor on the mechanically passive area resulted form negative value of both coefficients of piezoresistance in n-type silicon, Table 1 .
Cantilever bending (down) makes that all the transistors are under tension. Resistance of the transistor P L increases, and transistor N L decreases. Output voltage of the inverter consisting P L and N L transistors, initially close to the switching point V in = V out  V DD /2, decreases by V out . In the second inverter consisting of two transistors P T and N, output voltage increases by V out .
Connection of the two inverters (as described above) into the inverters cascade significantly improves sensitivity and selectivity of the microprobe. Shift of the switching characteristic is assigned as a 1 , a 2 on Figure 5 . Lets 
Microprobe with the Ring Oscillator
Close-up view on the topography of four inverters on the cantilever is shown on Figure 6(a) , and of the ring oscillator other parts on Figure 6(b) , [12] . Inverters on the cantilever consist of n-type transistors, which were separated by the 80 μm wide area from the p-type transistors. There are four electrical terminals (bonding pads) of the ring oscillator -power (UDD), ground (GND), output (OUT) and control signals (Start/Stop). Simmulation of the ring oscillator performance was done with use of SPECTRE software. Mechanical stress in the silicon cantilever cause changes of the electrical carriers effective mobility and this mobility changes were applied for simulations. With no mechanical stress in the cantilever calculated oscillation time was T OSC = 141 ns. Assumed 10% reduction of the carrier mobility cause 4,3% increase of the oscillation time T OSC = 6 ns.
Technology
Microprobe fabrication integrates CMOS with MEMS technologies. As an input substrates DSP silicon wafers with (100) crystal orientation, 4"-diameter, 400 m-thickness, n-type and resistivity 3 -5 ·cm were used. Whole CMOS technological sequence was performed up to the bonding pads formation step. At this stage individual transistors have to pass electrical tests to enter MEMS processing -cantilever formation. "Relief" technique (Figure 7) was applied. It consist of several dielectric/metal layers deposition/sputtering steps, photolithographies with double-side alignment and combination of etching steps, both in chemical solutions and plasma reactors. Thickness of the cantilever is generally very important parameter for the microprobe mechanical performance-stiffness nad stress distribution. Relief technique may be applied up to 3 -4 m range with satisfactory yield of properly done microprobes. Further reduction of the cantilever thickness, as well as better control of the cantilever thickness across the wafer and between the wafers in the batch, may be obtained with use of SOI wafers.
Whole technology consists of more than 100 steps, among of them 14 photolithography's, as listed in Table  2 .
Gate oxide 65 nm thick was formed in standard diffusion furnace 1000˚C, [O 2 + 5% HCl]. Transistor gate electrodes were madeup from the polysilicon layer 500 nm thick, doped with phosphorous in the diffusion furnace Figure 7 . Schemes of the cantilever cross section illustrating relief technique, which was applied to form cantilevers of appropriate thickness. 
Microprobe Computer Model and Simulation
Stress distribution across the cantilever and deformation were simulated with use of the CoventorWare software, [http://www.coventor.com]. Layout and original technological sequence were directly implemented to build the model of microprobe, with particular interest focused on the cantilever area containing MOS transistors. Figure  9 (a) illustrates an example of the simulated stress component  YY distribution over the upper cantilever surface.
In the region, where the CMOS transistors were located, tensile stress gets maximum values. This stress concentration is highly desirable for the microprobe sensitivity improvement. It is supposedly the result of several photolithography's & etching steps of the CMOS technology -the total thickness of deposited layers in this region is much thinner, than the total thickness of layers over the surrounding, passive areas of the microprobe. On To optimize microprobe sensitivity the designers and technology leaders should consider proportion between the total thickness of the CMOS originated layers and Si thickness of the cantilever. They should avoid the situation, when these thicknesses are equal or almost equal, which means that the MOS transistor channel is located on (or very close) to the neutral plane of cantilever, with no stress (resulting in sensitivity loss by the microprobe).
Measurements
Testing station consisted of the stage with precise mechanical control of the positioning piezoelectric transducer tip XY, as well as electrically controlled tip motion in Z direction (cantilever tip deformation), microprobe chip clamping (all above mentioned elements closed inside the Faraday cage) and electronic instruments applied for power supply, control and measurement (located outside the Faraday cage), Figure 10 . Piezoelectric transducer applied for the tests alowed independent positioning of the tip relatively to the microprobe cantilever, as well as enforcement of precise cantilever tip deflection (bending) -the range of cantilever tip movement in Z direction was from 0 to 90 μm with resolution 2 nm.
Results
Inverter
Dependence between the inverter switching point and cantilever tip deflection was examined and in every case linear characteristics were obtained. As an example, typical electro-mechanical characteristic of CMOS inverter (type L) is presented on Figure 11 . On Figure 11 piezoelectric transducer tip initial move by the distance of 600 nm is equal to the separation between transcucer tip and cantilever surface -there is no mechanical contact between them, no cantilever deflecttion, no mechanical stress in silicon and this results in the constant value of the inverter switching point. Further transcucer tip movement down in Z direction bends the cantilever, introduces stress and causes shift of the inverter switching point. One may determine linear part in that region of the characteristic. On Figure 12 slightly different when compared to the theoretical results -2.5 mV/nm and 1.7 mV/nm for L-type and T-type inverters, respectively.
Cascade
Electro-mechanical tests were also done for the microprobes with CMOS inverters in cascade arrangement. Figure 13 ilustrates measured results of the highest sensitivities obtained in the batch. Sensitivity of the microprobe with inverters in T + L configuration was 43.7 mV/nm and in L + T was 38.2 mV/nm.
Ring Oscillator
Results obtained from measurements done with use of two selected microprobes -O2 of the highest sensitivity and O4 of the lowest sensitivity in the batch -are shown on Figure 14 . Frequences of the ring oscillators without any stress in the cantilever were 10.794 MHz and 10.854 MHz, respectively. These results are in reasonable agreement with the simulations. Under the stress frequencies of the ring oscillators linearly decreased, as was predicted from the SPECTRE simulation results. Sensitivity of the microprobes were in the 5 -8 Hz/nm range. The minimum one (5 Hz/nm) was obtained for the O2 microprobe, the maximum one (8 Hz/nm) was obtained for the O4 microprobe. These results confirm, that silicon microprobes with the ring oscillators may be applied for the stress, force and deflection measurements in nano ranges, which is especially interesting for the interdisciplinary areas, like chemical and biochemical sensing, [13] . The most important obstacle in measurements hardware was electrical and mechanical noise. It was observed, that microprobes with the ring oscillators has much higher potential in resolution limits than the testing station.
Conclusions
Microprobes with the CMOS transistors connected into individual inverters reveal deflection sensitivities 1.2 -1.8 mV/nm. Cascade arrangement of the inverters consisting of the CMOS transistors increase microprobe deflection sensitivity to 40 mV/nm, which corresponds the force sensitivity  2.2 mV/nN. The ring oscillator arrangement of the microprobe gave deflection sensitivity in the range 5 -8 Hz/nm. Measuremets of the resonant frequency changes seems to be advantageous over the analog voltage (or current) small signals.
